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ABSTRACT OF THE DISSERTATION 
 
The Reduction and Cancellation of Phase Noise in Digital Frequency  
Synthesizers and Quadrature Receivers 
by 
Zuow-Zun Chen 
Doctor of Philosophy in Electrical Engineering 
University of California, Los Angeles, 2016 
Professor Mau-Chung Frank Chang, Chair 
 
Circuit and system techniques for reducing phase noise in frequency synthesizers, and 
cancelling phase noise effect in quadrature receivers are presented.  
Phase noise performance of digital phase-locked loops (PLLs) is limited by the time 
resolution of time-to-digital converters (TDC). In contrast to TDCs in the past that concentrate 
on the arrival time difference between the divider feedback edge and the reference signal edge. 
Our approach extracts the timing information that is embedded in voltage domain. This approach 
not only achieves a higher time resolution, lower phase noise, but also consumes less power. A 
digital background calibration circuit is also presented to reduce the output spurious tones when 
the digital PLL operates under fractional-N divisions.  
iii 
 
Ring Oscillators (ROs) have the advantage of small area, wide tuning range, and multiphase 
output. However, their higher phase noise and higher sensitivity to supply noise may seriously 
deteriorate the wanted signal in wireless receivers. To circumvent this non-ideality, a low 
overhead phase noise cancellation technique for ring oscillator-based quadrature receivers is 
presented. The proposed technique operates in background and extracts ring oscillator phase 
noise as well as supply-induced phase noise from the digital PLL. The obtained phase noise 
information is then used to restore the randomly rotated baseband signal in digital domain.  
In recent years, the unsilenced band at 57~64 GHz frequency range has motivated the 
building of high-data rate radio systems targeting wireless personal area network (WPAN) 
applications. To address this demand, a low-noise wide-band integer-N PLL is presented which 
serves as the carrier generator of a 60 GHz heterogeneous transceiver. The PLL employs 
sub-sampling phase detection technique to achieve low-noise performance, and provides 48 GHz 
LO and 12 GHz IF carrier signals for the heterogeneous transceiver.   
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Chapter 1  
Thesis Overview 
 
This dissertation covers topics on circuit and system techniques for reducing and cancelling 
phase noise in frequency synthesizers and quadrature receivers. It consists of 3 distinct parts. 
Chapter 2 introduces the design and analysis of a low-noise sub-sampling fractional-N digital 
PLL. Chapter 3 presents a phase noise cancellation technique for ring oscillator base quadrature 
receiver utilizing digital PLL, while an mm-Wave low-noise integer-N PLL for 802.15.3c 
heterodyne transceivers is shown in Chapter 4. A more detailed overview of each chapter is given 
below. Because each chapter presents a self-contained work, the conclusions are drawn at the end 
of each chapter, rather than at the end of the thesis.  
 
Chapter 2: A Low-Noise Sub-Sampling Fractional-N Digital Frequency Synthesizer 
Digital PLL are increasingly being used in modern communication systems. They are especially 
valuable because of their better scalability to advanced technologies and excellent 
re-configurability. Nonetheless, the phase noise performance of digital PLL is limited by the time 
resolution of time-to-digital converters (TDC). In contrast to TDCs in the past that concentrate 
on the arrival time difference between the divider feedback edge and the reference signal edge. 
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Our approach extracts the timing information that is embedded in voltage domain. This approach 
not only achieves a higher time resolution, lower phase noise, but also consumes less power. 
 
Chapter 3: Digital PLL for Phase Noise Cancellation in Ring-Oscillator Based Quadrature 
Receivers 
Ring Oscillators (ROs) have gained increasing interest for applications in radio receivers due to 
their small area, wide tuning range, and multiphase output. However, their higher phase noise 
and higher sensitivity to supply noise may seriously deteriorate the received signal. Although 
increasing PLL BW can reduce RO phase noise, the BW is limited to FREF / 10 in conventional 
type-II PLL due to stability concerns. Larger BW also trades off higher spurious tones at PLL 
output. Our phase noise cancellation technique solves this constraint through a system level 
approach. It first extracts RO phase noise information from LO generator then applies it to the 
digital circuit to restore the randomly rotated baseband signal. 
 
Chapter 4: A Low-Noise 48GHz CMOS PLL for 802.15.3c Heterodyne Transceivers 
An integer-N PLL in 65 nm CMOS process is designed to generate low noise carrier signal for 
high-data rate 802.15.3c heterodyne transceivers. Sub-sampling phase detection technique is 
employed to achieve low phase noise performance. Moreover, unlike tradition sub-sampling 
3 
 
technique which directly samples the VCO output signal, in this work the VCO output is first 
divided-by-16 then sent to the phase detector. This increases the lock range and improves 
reliability.  
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Chapter 2  
A Low-Noise Sub-Sampling Fractional-N Digital 
Frequency Synthesizer 
 
2.1. Introduction 
Digital phase looked-loop (PLL) has recently gain interest in communication and clocking 
systems due to its compact digital-loop filters and high re-configurability [1][2]. In advanced 
technology more and more functionality can be integrated within a smaller area. Digital PLLs 
take advantage of this by replacing the bulky passive loop filter in conventional analog PLLs 
with digital-loop filter. This not only reduces the size of the PLL, makes the BW to be easily 
configured, but also allows various calibration scheme to be implemented for resolving circuit 
non-idealities. The key circuit that enables these is the time-to-digital converter (TDC). Figure 
2.1 shows the operation of a TDC. It senses the time difference between the reference signal and 
the divider feedback signal and quantizes the difference into digital codes. The digital codes are 
then processed in the digital-loop filter. There are two main noise sources in digital PLLs, 
namely the TDC quantization noise and the digital controlled oscillator (DCO) phase noise. The 
DCO phase noise dominates the PLL output high frequency offset phase noise. On the other hand, 
the TDC noise dominates the in-band portion of phase noise. The time resolution of the TDC 
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limits digital PLL in-band phase noise performance. The relation between TDC resolution and 
PLL in-band phase noise is shown by the equation below [3], 
2
2 1 2
( )
12
res
ref osc
t
f
f
T
 
   
 
.       (2.1) 
 
 
Figure 2.1: Digital PLL block diagram and TDC operation.  
 
Where tres is the TDC resolution, fref is the reference frequency, and Tosc is the oscillator period. 
The equation indicates that if the TDC time resolution can continue to be improved, the in-band 
phase noise of the PLL can be reduced and ultimately approach the phase noise limit of the 
XTAL reference. There has been several research works in the past that proposed different TDC 
architecture, as shown in Fig. 2.2 [2]-[5]. The Vernier delay line senses the time information 
using delay cells and DFFs, this topology is relatively simple but has coarse time resolution. The 
resolution can be improved by adding a time amplifier stage to amplify the input time difference. 
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However, time amplifiers have worse linearity that cause spurious tones and noise folding at the 
PLL output. An alternative approach is the gated-ring oscillator, which inherits a 1
st
-order noise 
shaping function on the TDC quantization noise. Nonetheless, the method is more complicated 
and consumes more power. Although these approaches have very different architectures they all 
concentrate on the time difference between the reference signal edge and the divider feedback 
edge. In this work, we present a fractional-N digital PLL that employs a new time-to-digital 
conversion technique based on sub-sampling phase detection. Instead of focusing on the edge 
difference, it extracts timing information embedded in voltage-domain and converts it into digital 
codes. This achieves a higher time resolution while consuming less power.  
 
 
(a)      (b)        (c) 
Figure 2.2: (a) Vernier delay line. (b) Time amplifier. (c) Gated-ring oscillator. 
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2.2. Sub-Sampling Digital PLL Architecture 
 
 
Figure 2.3: The proposed sub-sampling fractional-N digital PLL block diagram. 
 
Fig. 2.3 shows the block diagram of the proposed digital PLL. It contains two paths: the 
first is the core phase lock path and the second is a frequency lock path that assists locking. 
During the locking process, the frequency lock path first brings the DCO near the targeted 
frequency. Then the phase lock path is enabled and continues to lock the DCO phase to the 
reference phase. Timing information is extracted by a SAR-ADC that directly samples the DCO 
buffer output voltage. In contrast to prior arts [6][7], where sampled voltage signals were sent to 
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Gm-Cell and analog LPF, here the voltage values are converted to digital codes and processed in 
the digital domain. Timing information is retained through the analog-to-digital conversion 
process. Neither multi-modulus dividers nor additional TDCs are required [8].  
 
Fig. 2.4 shows the principle of the digital PLL integer-N operation. During phase locking, 
the phase lock path will adjust the DCO phase so that the sample instant of ADC happens at the 
negative slope side of WAVE(t), and aligns with the zero crossing part. Thus when loop is locked, 
ADC output digital code equals 0, no update to the digital filter, and the DCO remains in its 
steady-state. 
 
 
Figure 2.4: In integer-N operation the digital PLL samples at the zero crossing part of WAVE(t). 
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(a)         (b) 
Figure 2.5: (a) Ideal crossing edge shifted by dt due to phase noise. (b) The ADC sample value 
changes by dv due to phase noise. 
 
The proposed sub-sampling TDC uses SAR-ADC to convert the sampled input voltage into 
digital code. The equivalent time resolution of the TDC can be explain using Fig. 2.5. Assume 
WAVE(t) contains phase noise and it causes the idea zero-crossing point to shift by dt. Then the 
ADC sampled voltage value would not be 0 but deviates by dv. If the voltage deviation is greater 
than an LSB of the ADC, the time shift due to phase noise can be detected. Therefore, the 
resolution of the sub-sampling time-to-digital conversion technique can be calculated as,  
adc
res
slope
LSB
t
K
 ,        (2.2) 
where LSBadc is the ADC LSB voltage value, Kslope represents the WAVE(t) signal slope. For an 
example, if the ADC has an LSB of 4 mV and the input waveform has a slope of 2x10
9
 (V/Sec), 
then the time resolution can be calculated as 2 psec. This transfers to an in-band phase noise of 
10 
 
-114 dBc/Hz, which is very good. From (2.2), we can also see that if the signal slope increases or 
the ADC LSB is reduced this enables smaller time shift to be detected, and thus improves the 
TDC time resolution.  
 
 
(a) 
 
 
(b) 
Figure 2.6: The difference between (a) integer-N operation, and (b) fractional-N operation. 
 
2.3. Fractional-N Operation 
The proposed digital PLL can also operate under fractional divisions. Fig. 2.6 (a) and (b) 
illustrates the difference between integer-N and fractional-N operations. As shown in Fig. 2.6(a), 
11 
 
when the digital PLL locks under integer-N mode the ADC sample instant happens at an integer 
number of the DCO period. Nint is the integer division and Tosc is the DCO period. Because Nint x 
Tosc equals to the reference clock period, therefore, when PLL settles the sampled value is a 
constant zero. In contrast, under fractional-N operation the ADC sample instant happens at a 
fractional number of the DCO period. As depicted in Fig. 2.6(b), the sample instant does not 
appear at the same location, but shifts by Nfrac x Tosc from its last sample location. Nfrac is the 
fractional division. This means even under locked condition. The ADC sample voltage would not 
be a constant value but varies.  
 
In order to resolve the above issue, in analog sub-sampling fractional-N PLL a digital 
pulse-width modulator (DPWM) was employed to modulate REF clock edge position [7]. The 
DPWM acts like a DAC that converts digital information to analog edge position signal. As 
depicted in Fig. 2.7, the DPWM circuit adjusts the REF signal edge so that the sample instant 
happens at the zero-crossing edge. However, like all DAC circuits, it contains non-idealities such 
as gain and phase mismatch that causes INL and DNL degradation. In PLL these non-idealities 
result in spurious tone and noise folding at the output. It requires additional calibration scheme 
such as dynamic element matching and gain calibration to mitigate these non-idealities [7]. 
 
12 
 
 
Figure 2.7: Adjusting the sampling edge using DPWM circuit [7]. 
 
In our work, instead of employing DPWM the sampling position variation issue is solved by 
digital circuit. Here explains our observation. The sub-sampling operation causes aliasing and 
signal folding effect. Since the input signal is high frequency signal around 3 GHz and the 
sample clock frequency is low frequency 50 MHz signal, the sampled output signal is folded 
back to the first Nyquist Zone. As shown in Fig. 2.8, the ADC sampled signal actually resembles 
the ADC input signal WAVE(t). Further, since the high frequency signal waveform of a PLL is 
usually a known waveform, that is depending on the buffer circuit implementation it can be 
either sinusoidal, rectangular, or RC waveform. By taking advantage of this pre-knowledge of 
the high-frequency signal waveform it is possible to build a sub-sampling fractional-N digital 
PLL.  
13 
 
 
Figure 2.8: Aliasing and signal folding effect caused by sub-sampling operation. 
 
 
Figure 2.9: Fractional-N operation by calculating FCW[n] in digital circuit. 
 
As illustrated in Fig. 2.9, a digital controller circuit is implemented to calculate the folded 
14 
 
WAVE(t) signal in digital domain. The calculated digital waveform is then fed into the loop 
through the frequency control word FCW[n]. As depicted, when the loop settles FCW[n] will 
align itself with the folded WAVE(t) signal and cancels out. If they perfectly match the error term 
ERR[n] would be zero. Then there would be no update to the digital filter and DCO, and the 
digital PLL is locked.  
 
 
Figure 2.10: Principle of sign signal SGN[n]. 
 
Moreover, to maintain a negative-feedback loop, a sign signal SGN[n] is introduced to 
change the sign of ERR[n]. As indicated in Fig. 2.10, ADC’s sample instant may happen on either 
the positive slope side or negative slope side of the folded and digitized WAVE(t) signal. The sign 
signal SGN[n] should be -1 when sampling on the positive slope side, or 1 on the other side. 
Since ADC[n] aligns with FCW[n] under the phase locked condition, SGN[n] can be simply 
calculated from FCW[n]. In reality due to PVT variation it is not a trivial task to predict a FCW[n] 
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sequence that matches perfectly with the ADC sequence. This causes spurious tones at the PLL 
output. To deal with this non-ideality a calibration scheme is employed as explained in the next 
section.  
 
 
Figure 2.11: Mismatch between FCW[n] and ADC[n] causes non-zero ERR[n] feedback. 
 
2.4. Digital Background Calibration 
Due to PVT variation it is not a trivial task to predict a FCW sequence that matches with the 
folded WAVE(t) signal. If they don't match, the error term ERR[n] would not be zero, as shown in 
Fig. 2.11. This creates spurious tones and noise at the PLL output. To deal with this non-ideality 
a background calibration scheme is employed to calibrate the FCW[n] sequence to match with 
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the folded WAVE(t) signal. 
 
 
Figure 2.12: Use triangular wave as first estimated FCW[n] sequence. 
 
Fig. 2.12 shows the proposed digital background calibration scheme. At the first step, a 
triangular wave is generated as the first estimation of FCW[n] sequence to lock the PLL at the 
targeted frequency. There are three parameters needed to generate the triangular waveform: the 
fractional division number Nfrac (which is a known value), the maximum amplitude value Vmax, 
and the minimum amplitude value Vmin. While the Nfrac is a known value, Vmax and Vmin are 
unkown values but can be easily extracted from the ADC output after the frequency lock path 
brings the DCO near the targeted frequency.  
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Figure 2.13: Extract the error term ERR[n] and calculate its MSE. 
 
Because the triangular wave sequence is just a coarse first estimation, in reality it would not 
match with the folded WAVE(t) signal. This causes none-zero error term EER[n]. Thus, after the 
PLL is locked by the triangular FCW sequence we start to extract the error term, calculate the 
mean-square error (MSE), and compare it with a predefined threshold value. As illustrated in Fig. 
2.13, if the MSE is greater than the threshold, the calibration will correct and update the FCW[n] 
sequence. On the other hand, if the MSE is less than the threshold, the calibration is stopped. To 
be noted here, because the folded and digitized WAVE(t) sequence and FCW[n] are periodic 
signals, the error term pattern also repeats, this causes spurious tones and noise at the PLL 
output.  
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Figure 2.14.: Digital background calibration scheme. 
 
Fig. 2.14 depicts how the FCW[n] sequence is updated. Take the signals at the second index 
for an example, where ERR[2] equals to ADC[2] minus FCWOLD[2]. ADC[2] is the unknown, and 
FCWOLD[2] is known. Your goal is to calculate a FCWNEW[2] that matches with ADC[2]. The 
subscripts OLD and NEW are added here to emphasize the FCW[2] before and after update. 
Having to know the value of ERR[2]; FCWNEW[2] can be calculated by adding up the old 
FCWOLD[2] with ERR[2]. In practice, we average the error term before adding it to FCWOLD[2]. 
After the FCW[n] sequence is updated, the extraction of ERR[n] term and the calculation of MSE 
continues until it converges. All of these calibration steps happen at background without 
disturbing the normal operation of the digital PLL.  
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2.5. Mathematical Model and Behavioral Simulation Results 
In order to help understand the system behavior of the proposed digital PLL a time-domain 
mathematical model is derived. This gives us more design insights on how each individual 
circuit parameter affect the loop dynamics such as BW, phase margin, and noise performance. 
Furthermore, a behavioral model including the digital PLL and digital calibration circuit are 
implemented in Cppsim simulation tool. This enables us to run transient simulations to observe 
the PLL operation in real time. 
 
 
Figure 2.15: Discrete-time time-domain mathematical model. 
 
2.5.1. Sub-sampling digital PLL time-domain mathematical model 
Fig. 2.15 shows the digital PLL discrete-time time-domain model [9]. Tref is the reference clock 
period and KT is the DCO gain. In order to simplify the analysis we apply the following 
linearizing approximation  
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.   (2.3) 
 
 
Figure 2.16: Linearized time-domain mathematical model. 
 
Therefore, the mathematical model in Fig. 2.15 can be redrawn as Fig. 2.16. By using the 
linearized model the open-loop transfer function can be derived as  
1 1
( ) ( ) (1 )
ref T T
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and the closed-loop transfer function can be calculated as 
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( )
( )
A s
H s
A s

 .        (2.5) 
Thus given the reference frequency, target BW, and target phase margin the parameters , , and 
fz can be derived as,  
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2.5.2. CPPsim behavioral model and simulation results 
 
 
Figure 2.17: CPPsim behavioral model. 
 
Fig. 2.17 shows the sub-sampling fractional-N digital PLL behavioral model built in CPPsim. 
The most important building blocks are marked in the figure, which includes the ADC, ADC 
buffer, digital calibration circuit, digital-loop filter, and DCO. Fig. 2.18 plots the calculation and 
simulation results of the behavioral model with the PLL operating under integer-N mode. The 
simulation results match with the calculation results verifying the proposed sub-sampling TDC 
technique. Furthermore, the case with fractional-N operation and digital calibration technique 
enabled is shown in Fig. 2.19. The calibration reduces fractional spurious more than 15 dB, 
which verifies the proposed calibration scheme functionality. 
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Figure 2.18: Integer-N mode calculation and simulation results. 
 
 
Figure 2.19: Fractional-N mode simulation results. 
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2.6. Circuit Design and Implementation 
This section describes the circuit design details of the most critical building blocks including the 
SAR-ADC, ADC buffer, and class-C DCO.  
 
2.6.1. SAR-ADC 
The core of the sub-sampling digital PLL is the SAR-ADC, Fig. 2.20 shows the block diagram. 
Although it is used to convert voltage signal to digital codes its rule is to serve as the 
sub-sampling TDC. In our work, an asynchronous SAR-ADC architecture is employed due to its 
high energy efficiency and short conversion latency. The SAR-ADC has 10 physical bits with a 
sampling clock frequency equal to the reference clock frequency, which is 49 MHz.  
 
 
Figure 2.20: Asynchronous SAR-ADC block diagram. 
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This SAR-ADC can operate under normal mode and sub-ranging mode operation. For 
normal mode the SAR comparator compares 10 times to resolve all 10bits. On the other hand the 
SAR-ADC can also operate in sub-ranging mode. Conventional sub-ranging ADC requires a 
coarse ADC to first resolve the MSBs. Here we can take advantage of the MSBs in FCW[n] 
codes. This is because when the digital PLL is locked and the calibration is finished, FCW[n] 
will match with ADC[n], meaning the MSBs of the ADC[n] is known and equals to the MSBs of 
FCW[n]. By running ADC in the sub-ranging mode, the number of comparisons between each of 
clock samples is reduced which saves ADC power consumption.  
 
However, sub-ranging ADCs can have residue voltage over-range problem that saturates the 
consecutive comparison stages. Fig. 2.21 shows a residue plot of a 2-bit sub-ranging example. 
The 2-bit MSBs are directly taken from FCW[n] code. In this example, the input voltage is 0.125 
V but the 2-bit MSB codes are “01”. If the SAR-ADC switch capacitors DAC follow those MSB 
codes, this would generate a residue voltage of 0.1875V which saturate the remaining 
comparison stages. The nominal input voltage range of the remaining stage is +/- 0.125V. In 
conventional ADCs the over-range problem originates from the offset and gain mismatch 
between the coarse and fine ADCs. But in the proposed sub-sampling fractional-N digital PLL 
the case is different as explain in the following.  
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Note that the 2-bit MSB codes where extracted directly from FCW[n], which matches with 
the folded WAVE(t) signal. Therefore, it is the circuit noise that added onto the WAVE(t) that 
causes mismatch between the MSB bits and the ADC output value. In other words, because we 
are using old MSB bits to predict the new MSB bits which contain additional noise, this causes 
the residue voltage over-range problem.  
 
 
Figure 2.21: Residue voltage plot of 2-bit sub-ranging example.  
 
This over-range problem can be solved by utilizing more MSB bits or so called redundant 
bits also taken from FCW[n]. As shown in Fig. 2.22, previously we use 2-bit MSB to do 
sub-ranging which saves 2 comparisons. Now by utilizing 2 more redundant bits, a total of 4 
MSBs are used. Note the number of comparisons that are saved is still 2. From the example in 
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Fig. 2.22, the input value is slightly greater than 0.125 V. Ideally the MSBs should be 100, due to 
input noise it becomes 011. But because of the redundant bit the residue voltage would not 
over-range and would not saturate the remaining comparison stages.  
 
 
Figure 2.22: 2-bit sub-ranging example with redundant bits used to avoid over-range problem. 
 
2.6.2. ADC Buffer 
As mentioned in previous sections, FCW[n] can be calculated based on the prior content of 
WAVE(t). This requires WAVE(t) to be well-defined. To cope with this challenge, a buffer is 
inserted after DCO to shape the waveform that enters ADC. The buffer schematic is shown in Fig. 
2.23. It is designed to simply turn the DCO sinusoidal signal into RC charging and discharging 
waveforms. The advantage of such waveforms is the slope remaining steep at every instant as 
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compared to sinusoidal signals. This is important because the slope affects the time resolution. 
Note that the operating frequency is around 3 GHz; it is sufficiently high to prevent 
RC-waveform from entering the flat region. A 5 bit resistor array is used to control the waveform 
amplitude. To save power, the buffer is 20% duty-cycled. Although, due to process variations, the 
buffer output may not be an ideal RC-waveform and the calculated FCW[n] may not fully cancel 
out with ADC[n]. This can be taken care of by our proposed digital background calibration 
scheme.  
 
 
 
Figure 2.23: Schematic of ADC input buffer. 
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2.6.3. Class-C DCO and DAC circuit 
Fig. 2.24 shows the diagram of the class-C DCO including DAC. The DCO is a LC-based 
oscillator. To reduce phase noise and power consumption, the cross-coupled pair transistors are 
biased in class-C [10]. A 10-bit coarse tuning switch capacitor bank controls DCO center 
frequency from 2.6 GHz to 3.9 GHz. For finer tuning, there is an 8-bit resistor ladder DAC that 
controls varactor voltage. From simulation, it is observed that the phase lock path can lock the 
digital PLL only if DCO frequency is near the targeted frequency within 2500 ppm. This task is 
accomplished by the frequency lock path. An auto-frequency controller (AFC) calculates the 
DCO frequency based on the 49 MHz reference signal. Further, the AFC controls the DCO 
center frequency by adjusting the coarse tuning switch capacitors in the DCO. 
 
 
Figure 2.24: Schematic of the class-C DCO including DAC. 
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2.7. Measurement Results 
 
 
Figure 2.25: Chip micrograph. 
 
The sub-sampling fractional-N digital PLL has been fabricated in TSMC 65nm CMOS 
technology. Fig. 2.25 shows the chip micrograph. The core area is 400 x 570 um
2
. To 
characterize the phase noise performance of the proposed sub-sampling digital PLL the output 
phase noise is measured using Keysight N9020A MXA signal analyzer. Fig. 2.26 and Fig. 2.27 
show the measurement results. When the PLL operates under integer-N mode at 3.83 GHz, the 
measured in-band phase noise is -111.05 dBc/Hz at 100 kHz offset frequency. The rms jitter 
integrated from 1 kHz to 100 MHz is 229.6 fs. When the digital PLL operates under fractional-N 
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mode at 2.68 GHz the in-band phase noise is -110.57 dBc/Hz at 100 kHz offset frequency. The 
rms jitter integrated from 1 kHz to 100 MHz is 226 fs. 
 
 
Figure 2.26: Measured PLL phase noise performance under integer-N operation.  
 
 
Figure 2.27: Measured PLL phase noise performance under fractional-N operation.  
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To verify the digital background calibration scheme the PLL output spectrum before and 
after calibration are measured. As shown in Fig. 2.28 is the spectrum when triangular wave 
FCW[n] sequence is applied and the DCO is locked at the targeted frequency. Before calibration 
the fractional-N spur level is at -46.9 dBc. The result after running digital background calibration 
is shown in Fig. 2.29. The fractional spurs level is improved by 16.2 dB to -63.1 dBc. This 
validates the proposed calibration scheme successfully matches FCW[n] sequence to the ADC 
output codes. Moreover, Fig. 2.30 plots the ERR[n] MSE convergence curve.  
 
 
Figure 2.28: Measured PLL output spectrum before calibration.  
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Figure 2.29: Measured PLL output spectrum after calibration. 
 
 
Figure 2.30: ERR[n] MSE convergence curve. 
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In order to verify that using triangular wave as the first estimation sequence for FCW[n] can 
lock the digital PLL to the targeted frequency, we have manually applied amplitude error and 
offset error on the triangular waveform and observed the PLL locking condition. Measurement 
results show that given amplitude and offset error the PLL still settles to the targeted frequency. 
Further, as shown in Fig. 2.31 and Fig. 2.32 after applying the digital background calibration the 
mismatch between FCW[n] and ADC output can be greatly reduced, resulting in a fractional spur 
level less that -60 dBc for all cases.  
 
 
 
Figure 2.31: Measured PLL output spurs level before and after calibration with gain error applied 
on the first estimate triangular waveform. 
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Figure 2.32: Measured PLL output spurs level before and after calibration with amplitude error 
on the first estimate triangular waveform.  
 
 
Table 2.1 summarizes the performance of the proposed digital PLL and compared with 
state-of-the art fractional-N digital PLLs. The output frequency achieve 40 % tuning range from 
2.6 to 3.9 GHz. The supply voltage is 1 V. Total power consumption is 11.5 mW, including 5 mW 
for the DCO, 6 mW for the DCO buffer and SAR-ADC, and 0.5 mW for digital circuits. Figure 
2.33 shows the FoM results compared to other state-of-the art digital PLLs. The FoM of the 
proposed sub-sampling based fractional-N digital PLL achieves -241.8 dB.  
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Figure 2.33: Figure of merit. 
 
2.8. Conclusions 
In summary, sub-sampling SAR-ADC is used in the proposed architecture to convert the timing 
information embedded in analog voltage signals into digital codes. Under fractional-N operation, 
the background digital calibration scheme is adopted to reduce the mismatch between FCW[n] 
and the folded and digitized WAVE(t) signal. Fractional spurs can be suppressed more than 15 dB 
after calibration. Consequently, the fractional-N digital PLL can yield low noise with low power 
consumption. 
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Table 2.1: Performance summary and comparison to other fractional-N digital PLLs.  
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Chapter 3  
Digital PLL for Phase Noise Cancellation in 
Ring-Oscillator Based Quadrature Receivers 
 
3.1. Introduction 
Ring Oscillators (ROs) have gained increasing interest for applications in radio receivers due to 
their small area, wide tuning range, and multiphase output. However, compared to LC oscillators, 
ROs have higher phase noise and higher sensitivity to supply noise that may seriously deteriorate 
the received signal during the mixer down-conversion process. As shown in Fig. 3.1, there are 
two effects. The first one occurs where the noisy LO signal mixes with the wanted signal. As 
illustrated in Fig. 3.1(a), this leads to LO close-in phase noise falling inside the signal bandwidth 
(BW) and degrading the signal-to-noise ratio (SNR). The second mechanism is the reciprocal 
mixing of interference signal. In addition to the wanted signal, in a wireless environment various 
interference signals can also enter the receiver front-end. As depicted in Fig. 3.1(b), the LO 
signal mixes with the interference signal and causes phase noise to fold back on top of the 
wanted signal and thus degrades the SNR. While the reciprocal mixing noise can be cancelled 
using the symmetrical property of phase noise [12][13], cancelling the close-in phase noise 
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remains a challenge. The main focus of this work is to alleviate the close-in phase noise effect in 
RO-based quadrature receivers. 
 
 
(a) 
 
 
(b) 
Figure 3.1: The effect of LO phase noise in radio receivers. (a) Close-in phase noise effect. (b) 
Reciprocal-mixing phase noise effect. 
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Increasing PLL BW can reduce the close-in phase noise of ROs [14]. Since 
voltage-controlled oscillator (VCO) phase noise is high-pass filtered when appearing at the PLL 
output, larger BW results in more suppression on RO close-in phase noise. This relationship 
holds true for digitally-controlled oscillators (DCO) in digital PLLs as well. However, the BW is 
limited to 1/10 of the reference frequency (FREF) in conventional type-II PLLs due to stability 
concerns. Moreover, increasing PLL BW causes larger spurs at PLL output. The reason is 
because spurious tones mostly originate from the non-linear behavior of either the time-to-digital 
converter (TDC) in digital PLLs, or phase-frequency detector (PFD) and charge pump (CP) 
circuits in analog PLLs. These spurs encounter a low-passed transfer function at the PLL output. 
Therefore, increasing the BW inevitably reduces the suppression on these spurious tones. A 
delay-discriminator-based technique was proposed to cancel RO phase noise [15]. However, the 
technique showed limited jitter (or IPN) improvement, and is conducted in the analog domain. 
To circumvent the aforementioned constraints, here we present a digital phase noise cancellation 
technique capable of reducing both RO close-in and supply-induced phase noise for RO-based 
quadrature receivers.  
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Figure 3.2: The proposed PNC quadrature receiver system diagram and the baseband signal 
constellation affected by LO phase noise. 
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3.2. Phase-Noise Cancelling Receiver Architecture 
Fig. 3.2 shows the block diagram of the proposed phase-noise-cancelling (PNC) receiver [16]. 
The receiver system employs a common-gate low-noise amplifier (LNA) followed by quadrature 
passive mixers. The mixers outputs are buffered by transimpedance amplifiers (TIAs), which 
convert current to voltage. The following anti-aliasing filters (AAFs) reject the out-of-channel 
noise, and after that a pair of ADCs quantizes the analog quadrature baseband signals into digital. 
Furthermore, the digitized signals are applied to the digital PNC circuit for phase noise 
cancellation. The quadrature LO signals are generated from the digital PLL which employs a RO 
as the DCO. The idea behind the proposed PNC technique can be explained by observing the 
effect of LO close-in phase noise in time domain. Assume the input RF signal has the form of 
RF(t) = I(t)cosLOt) + Q(t)sin(LOt), where I(t) and Q(t) are the analog quadrature baseband 
signals. The RF frequency is LO. The quadrature LO signals can be written as LOI(t) = cos(LOt 
+ LO(t)) and LOQ(t) = sin(LOt + LO(t)), where LO(t) is the LO phase noise term. After down 
conversion and digitization through the I/Q mixers and ADCs, the baseband signal in complex 
form can be expressed as  
[ ] ( [ ] [ ])exp( [ ]),a LOBB n V I n jQ n j n        (3.1) 
where Va denotes the signal amplitude. I[n] and Q[n] are the digitized quadrature baseband 
signals, and LO[n] is the digitized LO phase noise. As shown in (3.1), the wanted signal is 
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multiplied by a phase noise term which causes random rotation on the constellation (Fig. 3.2). In 
order to restore the deteriorated baseband signal, we can first find a replica version of the phase 
noise information (e.g. `LO[n]) and further apply a complex multiplication of exp(-j`LO[n]) 
with BB[n]. In the proposed PNC technique this replica phase noise information is extracted 
from the digital PLL, and then used to counteract the random rotation in the digital PNC circuit. 
 
In contrary to research in the past which concentrates more on reducing phase noise from a 
PLL circuitry perspective, this work tackles the problem from a system level point of view. 
Moreover, the proposed PNC technique is not limited to RO-based digital PLL but can be 
applied to LC-based digital PLL as well. The advantage of the technique is that now the loop BW 
is no longer under the restriction to be increased to suppress DCO phase noise but has more 
freedom to be designed for other purposes, such as for allowing more suppression on spurious 
tones at PLL output. In wireless applications, it is important to reduce the level of spurious tones 
in the LO signal because the interference signal can mix with these spurs and get 
down-converted right on top of the wanted signal. Since interference signal usually has larger 
power compared to the wanted signal, the spurs level need to be much lower than the main LO 
tone. This requirement has motivated several research works to reduce PLL output spurs, such as 
linearization method, dithering method, and spurs cancellation technique [17]-[19]. A simple yet 
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efficient way is by decreasing the digital PLL BW. Although lower BW increases DCO close-in 
phase noise, this part of noise can be removed by our proposed PNC technique. Lower BW also 
slows down digital PLL settling behavior. Nonetheless, this can be resolved by switching to a 
larger BW when changing channel frequency. For digital PLLs another efficient method is to 
switch gear to type-I PLL for fast settling, and then switch back to type-II configuration after the 
loop settles [20]. 
 
 
Figure 3.3: Digital PLL re-configurability. 
 
3.3. Phase Noise Extraction 
Digital PLLs are known for their compact digital loop filter (DLF) and re-configurability of loop 
parameters. The latter feature, as illustrated in Fig. 3.3, comes from the fact that the digital signal 
in the feedback loop can be readily accessed and analyzed by a digital ASIC to obtain 
information regarding the loop dynamics, including circuit impairments. The digital ASIC can 
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then send either static control signal back into the loop to change the parameters, or dynamic 
calibration signals to mitigate the impairments. This property has been utilized to alleviate 
several digital PLL non-idealities [3][21][22]. In this work, we take advantage of the re- 
configurability feature to extract RO phase noise. But instead of sending correction signal back 
to the digital PLL, our approach applies the extracted RO phase noise information to digital 
baseband and cancels the phase noise effect in digital domain. In order to understand how RO 
phase noise is obtained, we examine the noise transfer functions of the digital PLL. Fig. 3.4 
shows a digital PLL discrete-time phase-domain model [23]. H(z) is the DLF transfer function. 
The operation of the RO-based DCO is modeled as an integrator. KDCO [Hz/s] and KTDC [1/rad] 
are the gain of the DCO and TDC, respectively. TREF = (1 / FREF) [sec] is the period of the 
reference clock. The transfer functions for RO phase noise to PLL output and DLF input 
(DLFIN[n]) can be derived as  
( ) 1
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( ) 1 ( )
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z
z A z



        (3.2) 
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
         (3.3) 
where A(z) = 2KTDCKROH(z)/(1 - z
-1
) is the open-loop transfer function. As shown in Fig. 3.5(a), 
the RO phase noise encounters a high-passed transfer function at the PLL output and more 
interestingly it equals to the transfer function of RO phase noise to DLF input multiplied by (-1 / 
KTDC). This means RO phase noise in LO[n] can be eliminated in principle by subtracting it with 
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(-DLFIN[n] / KTDC). In addition, the phase noise extraction concept also applies to RO supply 
noise. Fluctuations on RO supply alters the oscillation frequency and further transfers into phase 
noise at the RO output. Since supply-induced phase noise and RO intrinsic phase noise are 
indistinguishable, both of them are captured in DLFIN[n] and cancelled through the noise 
subtraction process conducted in the digital PNC circuit.  
 
 
Figure 3.4: Digital PLL discrete-time phase-domain model. 
 
Other than RO phase noise, the TDC quantization noise (QTDC[n]) should also be carefully 
considered in digital PLL. The transfer functions of QTDC[n] to PLL output and DLF input are 
derived below: 
 
( ) ( )
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      (3.4) 
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As plotted in Fig. 3.5(b), the TDC quantization noise encounters a low-passed transfer function 
at the PLL output, but a high-passed transfer function at the DLF input.  
 
Fig. 3.6 depicts the calculated digital PLL noise spectrum. It can be seen that the RO phase 
noise at PLL output and DLF input are the same. However, the TDC quantization noise shows a 
low-passed shape at PLL output but a high-passed shape at DLF input. This indicates that while 
utilizing DLFIN[n] for phase noise cancellation, RO phase noise can be removed but TDC 
quantization noise still remains. For this reason, the sub-sampling TDC technique proposed in 
[24] is employed here in our digital PLL. The sub-sampling TDC directly samples the 
high-frequency signal of the digital PLL via a SAR-ADC and extracts the timing information 
that is embedded in voltage domain. The technique achieves a high resolution time-to-digital 
conversion and thus low TDC noise. This helps to improve the overall noise performance after 
phase noise cancellation. 
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(a) 
 
 
(b) 
Figure 3.5: (a) Transfer functions of RO[n] to PLL output and DLF input. (b) Transfer functions 
of QTDC[n] to PLL output and DLF input. 
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(a) 
 
 
(b) 
Figure 3.6: (a) Calculated PSD of LO[n]. (b) Calculated PSD of (DLFIN[n] / KTDC). 
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Figure 3.7: Digital PNC circuit block diagram. 
 
3.4. Phase Noise Cancellation 
Fig. 3.7 shows the block diagram of the digital PNC circuit. The input signal DLFIN[n] from 
digital PLL is first applied to a digital LPF Fn(z) to filter out the high frequency part of TDC 
noise (see Fig. 3.6(b)). Afterwards, the digital LPF output is scaled by (-1 / KTDC) and sent to the 
LUT to generate the digital sine and cosine signals. The I/Q rotator then calculates the complex 
multiplication of (SIGI[n] + jSIGQ[n]) and (cos(NC[n]) - jsin(NC[n])), where SIGI[n] and 
SIGQ[n] are the digital baseband signal after DC offset removal. As illustrated in Fig. 3.8, the 
DC offsets on the baseband signal paths need to be removed for correct rotation. Further on, the 
time-domain expression for the output of the digital PNC circuit can be written as  
'
_[ ] ( [ ] [ ])exp( [ ]),a LO NCout n V I n jQ n j n       (3.6) 
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where LO_NC[n] = (LO[n] - NC[n]) is the remaining noise that affects the baseband signal. From 
(3.2) and (3.3), the transfer function of RO[n] to LO_NC[n] can be derived as  
_ ( ) ( )1
.
( ) 1 ( ) 1 ( )
LO NC n
RO
z F z
z A z A z


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 
       (3.7) 
Similarly, the transfer function of QTDC[n] to LO_NC[n] can be obtained with the aid of (3.4) and 
(3.5) as  
   
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TDC TDC TDC
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     (3.8) 
 
 
 
 (a)      (b) 
Figure 3.8: (a) Correct I/Q rotation without DC offset. (b) Incorrect I/Q rotation with DC offset 
in ADCQ[n]. 
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Fig. 3.9 depicts the transfer functions of RO[n] and QTDC[n] to LO_NC[n]. Fig. 3.10 shows the 
calculated noise spectrum of LO_NC[n]. Compared to Fig. 3.6(a), it can be seen that the RO 
close-in phase noise is greatly reduced. The remaining noise is the TDC quantization noise and 
the residue of RO phase noise. Fig. 3.11 shows the impact of the Fn(z) BW to the overall IPN. A 
small Fn(z) low-pass corner reduces the TDC noise but increases the residue of RO phase noise 
after cancellation. This can be observed from (3.7), where the reduction of the second part results 
in less suppression on RO phase noise at high-frequency offsets and thus causes IPN to increase. 
On the other hand, a large Fn(z) low-pass corner reduces the residue of RO phase noise but 
increases the TDC noise. From (3.8), it is the second part that increases, allowing more 
high-frequency TDC noise to appear in LO_NC[n] and raising IPN again. In order to optimize the 
IPN after cancellation, Fn(z) BW is set at the frequency where RO and TDC noise spectra 
intersect [25]. This renders both noise sources to have approximately equal contributions to IPN. 
In our case, the Fn(z) BW is set at around 12 MHz. 
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Figure 3.9: Transfer functions of RO[n] to LO_NC[n] and QTDC[n] to LO_NC[n]. 
 
 
Figure 3.10: Calculated PSD of NC_LO[n]. 
 
To be noted, the signal NC[n] used for noise cancellation also contains spurious tones 
originated from the nonlinear behavior of the sub-sampling TDC. These spurs affect the wanted 
signal during the complex multiplication implemented in the I/Q rotator of the digital PNC 
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circuit. However, they are not as critical as the spurs that appear in the LO signal. This can be 
observed from the receiver chain in Fig. 3.2. The interference signal at the receiver input can be 
very large compared to the wanted signal. But after down conversion, the interference signal will 
be greatly attenuated by the baseband AAFs thus significantly relaxes the spurs requirement for 
NC[n].  
 
There are two important delay paths in the PNC technique; their delay difference affects the 
effectiveness of noise cancellation. These two delay paths are illustrated in a simplified PNC 
receiver block diagram shown in Fig. 3.12. The first one is the I/Q signal path, which starts from 
the digital PLL RO output, continues through the mixer, baseband ADC, and ends at the I/Q 
rotator in the digital PNC circuit. This is the path where phase noise deteriorates the wanted 
signal. The other path is the phase noise extraction path, which begins at the digital PLL RO 
output, continues through the TDC, and also ends at the I/Q rotator. This is the path where LO 
phase noise is extracted and sent to digital PNC baseband for noise cancellation. The delay 
difference issue can be explained by taking a signal x(t) and subtract it with a delayed version of 
itself x(t - ), where  is the delay difference. Due to this none-zero time delay, the subtraction 
would not be zero and in frequency domain becomes 2sin(f)|X(f)|. Plotted in Fig. 3.13 is the 
effect of delay difference on the IPN after phase noise cancellation. As shown, the larger the 
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delay differences the worse the cancellation will be. Moreover, in the PNC receiver prototype the 
reference clock (CLKREF) frequency, 49 MHz, and the ADC clock (CLKADC) frequency, 62 MHz, 
are not the same. Due to the different operation frequency the delay differences would not be a 
constant but varies over time. To minimize the delay difference and achieve an optimum 
performance, the delay of each path is carefully controlled by using register arrays as explained 
in the following.  
 
 
 
Figure 3.11: The effect of Fn(z) BW on the overall IPN. 
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Figure 3.12: Two delay paths: I/Q signal path and phase noise extraction path. 
 
 
Figure 3.13: The effect of delay difference  on the overall IPN. 
 
Fig. 3.14(a) shows a timing diagram of DLFIN[n] and ADC[n], and their sampling clocks 
CLKREF and CLKADC, respectively. In order to simplify the discussion and without loss of 
generality, here we assume the delay of LO phase noise to TDC and that to baseband ADC both 
zero. In practice, they are not zero and have a constant delay difference due to narrow band 
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operation. As discussed latter in this section this constant delay difference can be compensated. 
In Fig. 3.14(a), the first sample edge of CLKREF leads the first sample edge of CLKADC by dt = 
dt1. This indicates that the phase noise which affects the baseband signal ADC[0] is a delayed 
version of the phase noise captured in DLFIN[0]. Furthermore, the DLFIN[0] sample is delayed by 
K reference clock cycles before reaching the digital PNC circuit. Afterwards, DLFIN[0] is 
re-sampled by the digital PNC circuit at the 8th sample edge of CLKADC. On the other hand, the 
ADC[0] sample is delayed by M ADC clock cycles before arriving at digital PNC circuit (K = 5 
and M = 7 in this example). Then DLFIN[0] will be used to cancel the phase noise in ADC[0]. For 
this case, the delay difference  equals to dt1, as marked in Fig. 3.14(c). In order to characterize 
the statistic of , instead of tracing all sample data to find out each delay difference, an 
alternative way is to consider the possible cases of dt (the delay difference of the first sample 
edges) and observe its relationship with respect to . Fig. 3.14(b) depicts another example where 
the first sample edge of CLKREF leads that of CLKADC by dt = dt2. Here dt2 is greater than TX = 
((K+1)×TREF - M×TADC) but less than TREF. Under this condition, the 8th sample edge of CLKADC 
would capture DLFIN[1] instead of DLFIN[0]. This means DLFIN[1] will be used in digital PNC 
circuit to cancel phase noise in ADC[0]. As marked in Fig. 3.14(c), the delay difference  of this 
case equals to (dt2 - TREF). The relationship between dt and  can be analyzed in a similar manner 
for larger dt. As shown in Fig. 3.14(c),  is actually periodic with respect to dt. This indicates  is 
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confined and uniformly distributed between -TREF sec and +(1 - )TREF sec, where  = (MTADC 
- KTREF) / TREF is a constant value. Moreover, if we take into account the constant delay 
difference originated from the delay of LO phase noise to TDC and that to baseband ADC, by 
setting the proper values of K and M, the overall delay difference can be controlled to be 
uniformly distributed within -10 nsec and +10 nsec. This corresponds to an rms delay difference 
of 5.8 nsec, and from simulation this can achieve an IPN around -36 dBc. 
 
 
(a) 
 
(b) 
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(c) 
Figure 3.14: Delay difference timing diagram. (a) Case 1: 0 < dt < TX. (b) Case 2: TX < dt < TREF. 
(c) Delay difference  with respect to dt. 
 
 
3.5. Measurement Results 
The PNC quadrature receiver prototype consists of two chips: a receiver chip and a PNC chip. 
Fig. 3.15 shows their micrograph. The receiver chip contains the RO-based digital PLL, LO 
buffers, and receiver chain (LNA, mixers, and TIAs). Its core area is measured to be 0.91 mm x 
0.52 mm. The second chip contains the digital PNC circuit with a core area of 0.11 mm x 0.34 
mm. Both chips are fabricated in a 65-nm CMOS technology and tested together with off-chip 
AFFs and ADCs.  
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Figure 3.15: Micrograph of receiver chip and PNC chip. 
 
The digital PLL performance is characterized from a standalone chip. The measured digital 
PLL output frequency is from 4.5 to 6.5 GHz, and 2.25 to 3.25 GHz through a divide-by-2 and 
multiplexing circuit at the digital PLL output. The measured phase noise results along with the 
extracted (DLFIN[n] / KTDC) spectra are reported in Fig. 3.16. As shown, the two noise spectra 
match up to around 12 MHz (≈ FREF/4), and after that, TDC high-passed noise dominates the 
high frequency spectrum of (DLFIN[n] / KTDC).  
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(a) 
 
 
(b) 
Figure 3.16: Measurement results. (a) PLL output phase noise at 5.2 GHz. (b) PSD of (DLFIN[n] 
/ KTDC). 
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To verify the phase noise cancellation concept, the PNC quadrature receiver is first tested by 
receiving a 2.4 GHz single-tone signal. Fig. 3.17 (a) and (b) shows the power spectrum and 
single-side band (SSB) phase noise of the digitized baseband signal, respectively. With PNC the 
spot phase noise at 1 MHz offset is reduced by 21 dB, from -88 to -109 dBc/Hz. The IPN 
integrated from 1 KHz to 15 MHz frequency offset is improved by 17.8dB from -16.8 to -34.6 
dBc. It is also noted the SSB phase noise result with PNC is dominated by noise from the RF 
signal source at low frequency offset. 
 
 
 
(a) 
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(b) 
Figure 3.17: 2.4GHz single-tone input signal test. (a) Power spectrum of the digitized 
baseband signal. (b) SSB phase noise of the digitized baseband signal. 
 
Furthermore, to verify the PNC technique on supply noise reduction a 240 KHz sinusoidal 
tone is injected onto RO supply. Fig. 3.18(a) shows the test setup. The test result is shown in Fig. 
3.18(b). With PNC the supply-induced phase noise is suppressed by 38 dB, from -33 to -71 dBc. 
Fig. 3.19 shows the measured constellation results of receiving BPSK and 64QAM signals with 
10 Msymb/sec of data rate and carrier frequency around 2.4 GHz. The EVM improvement 
demonstrates that the proposed PNC technique greatly reduces RO phase noise, achieving an 
EVM of -37.5 dB for 64QAM signal.  
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(a) 
 
 
(b) 
Figure 3.18: 2.4GHz single-tone input signal test with supply noise injection. (a) Test setup. (b) 
Power spectrum of the digitized baseband signal. 
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(a) 
 
 
(b) 
Figure 3.19: Measured constellation with and without PNC. (a) BPSK signal. (b) 64QAM signal. 
 
The supply voltages of each building blocks are 1 V for the digital PLL, LO buffer, and 
digital PNC circuit, and 1.2 V for the receiver chain. The total power consumption, excluding 
off-chip AFFs and ADCs, is 46.5 mW, where 32.5 mW is consumed by the receiver chain, and 14 
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mW from the digital PLL including the digital PNC circuit. The digital PNC circuit itself 
consumes 2 mW of power and 0.04 mm
2
 of area. Table 3.1 summarizes the system performance. 
 
3.6. Conclusions 
In summary, a digital PNC technique for RO-based quadrature receivers is presented. The RO 
phase noise information is extracted from the digital PLL, and used to restore the randomly 
rotated baseband signal in digital domain. The proposed technique enables RO-based LO to be 
used in complex modulation systems which are more sensitive to phase noise. In practice, the 
overall noise performance is limited by the TDC noise and the delay difference between the I/Q 
signal path and the phase noise extraction path. However, it is believed that the TDC resolution 
can continue to be improved as CMOS process advance. The delay difference limitation can also 
be mitigated through digital interpolation filters. The digital-intense and background processing 
natures of the proposed PNC technique allows it to be easily implemented in parallel with 
reciprocal mixing noise cancellation techniques [12][13], to reduce both close-in and out-of-band 
phase noise. 
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Table 3.1: Performance summary and comparison to other noise cancelling PLLs. 
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Chapter 4  
A Low-Noise 48GHz CMOS PLL for 802.15.3c 
Heterodyne Transceivers 
 
4.1. Introduction 
In wireless communications, to achieve high-data rate the system would either utilize larger BW 
or employ complex modulation schemes such as QAM. While under some situations one cannot 
arbitrary enlarge their BW, e.g. technical regulations, employing QAM with large constellation 
size becomes the better choice to enhance the data rate. However, larger constellation size 
requires lower error vector magnitude (EVM). Integrated phase noise (IPN) of a frequency 
synthesizer directly affects the EVM. Therefore, in systems with complex constellations the 
required EVM determines the synthesizer phase noise specification. Building a low noise carrier 
signal may not be a problem in cellular band but becomes very challenging in the mm-Wave 
regime. The challenges show up as following. First, the VCO phase noise, which dominates PLL 
high-offset frequency phase noise, is worse as the loss in the resonators becomes larger. Second, 
because of the greater division ratio of fvco over fref, the detector noise contribution to the PLL 
output in-band noise also becomes larger. In this paper we focus on the second problem and 
employ mm-Wave sub-sampling phase detection technique to reduce the detector noise. This 
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work extends previous published work [26] by improving the in-band phase noise and IPN over 
10 dB while reducing the power consumption by 6 mW. Dummy metal filling is also added in all 
mm-Wave building blocks.  
 
4.2. PLL Architecture  
In conventional PLL design the in-band phase noise is dominated by detector noise, which is the 
sum of the reference source, PFD, and CP noise. As the frequency becomes higher the division 
ratio also increases which greatly magnifies the noise contribution from these sources to PLL 
output. In our case the division ratio is 448 which is 53 dB of magnification. To address this 
problem, an mm-Wave sub-sampling PLL is presented as shown in Fig. 4.1. The high frequency 
VCO, buffer, and divide-by-2 employ the unique DiCAD structure based LC-tanks for 
ultra-wideband operation [26]. The PLL contains two feedback paths, one frequency lock path 
and one phase lock path, as indicated in Fig. 4.1. When the PLL turns on, the frequency lock path 
is first activated and phase lock path is disabled. The frequency locked path helps to bring the 
VCO to its targeted frequency. After the frequency is locked, the circuit automatically disables 
frequency lock path and turns on the phase lock path. The phase lock path then locks the VCO 
phase to the phase of the reference clock. 
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Figure 4.1: PLL block diagram. 
 
Compared to low frequency sub-sampling PLL [6], the frequency of the VCO here is too 
high for reference signal to directly sample it. The main problem is that the sub-sampling phase 
detector (SSPD) has limited lock range. Note that for conventional phase frequency detectors 
(PFD), the locking range, calculated as Tfb / Tref, can be as high as 100% of the reference period. 
Tfb is the period of the divider feedback signal. On the other hand, SSPD’s locking range would 
be as small as 0.2%, because Tfb = Tvco in traditional SSPD PLL [6]. To solve this limited locking 
range problem, instead of directly connecting the VCO to the SSPD, the 48 GHz signal is first 
divided down to 3 GHz and then sent to the SSPD. This extends the lock range to 6.25%. An 
additional benefit of this approach is that there is no need for dummy circuitry to prevent 
reference spurs problem [6]. The dividers naturally prevent the sampling circuit from disturbing 
the VCO. The SSPD and transimpedance amplifier (TIA) circuits are shown in Fig. 4.2 and Fig. 
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4.3, respectively.  
 
 
Figure 4.2: SSPD circuit.  
 
 
Figure 4.3: Transimpedance amplifier circuit. 
 
All the RF passive components were designed to be compliant with process design rules. 
Failure to do so will result in serious manufacturability issues or unacceptable RF performance. 
In 65 nm CMOS process or high nodes, one of the challenges is to design passive elements, such 
as inductors, with good immunity to the presents of dummy structures required by layer density 
rules. For example the artificial dummy fillers over entire BEOL metal stack were properly 
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arranged in the layouts of our VCO inductor and DiCADs, and the overall performances were 
carefully verified in EM simulation. Compared to the non-dummy filled inductor, the 
dummy-filled one shows very minor performance changes, a 1.8% inductance drop from 87.1 to 
85.5 pH and a 3.6% degrade of Q factor from 27.3 to 26.4. The impact of artificial dummy fillers 
on the DiCAD capacitance and Q-factor is designed to be negligible in simulation. 
 
      
(a)         (b) 
Figure 4.4: Passive components layout design with artificial dummy fillers.  
(a) VCO inductor, and (b) DiCAD. 
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4.3. Measurement Results  
The PLL is fabricated in TSMC 65nm CMOS process. Fig. 4.5 is the chip micrograph with the 
partition of major blocks. The reference frequency is 108 MHz and the PLL occupies a die area 
of 0.25 mm
2
. The loop BW is set to 2 MHz. The loop filter passive devices are partially design 
off-chip on the PCB board. Fig. 4.6 shows the measured phase noise result at 48.38 GHz. The 
in-band phase noise is -96 dBc/Hz. The integrated phase noise calculated from 10 KHz to 10 
MHz is -30 dBc. The power consumption is 66mW from 1 V supply, which is measured after 
phase locked and the divide-by-N and FD/CP bias circuitry is powered down.  
 
  
    
Figure 4.5: Micrograph of the mm-Wave integer-N PLL. 
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Table 4.1 compares this work with other recently published PLLs targeting at mm-Wave 
frequencies. This work achieves 10 dB better in-band phase noise than others thanks to the 
proposed technique.  
 
 
 
(a) 
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(b) 
Figure 4.6: Measured PLL output phase noise. 
 
4.4. Conclusions 
A low-noise wide-band integer-N PLL is presented to generate low noise carrier signal for 
high-data rate 802.15.3c heterodyne transceivers. Sub-sampling technique is employed to 
improve the phase noise performance. Unlike tradition sub-sampling technique which directly 
samples the VCO output, in this work the VCO signal is first divided-by-16 then sent to the 
phase detector to increases the lock range and improve reliability. Measurement shows a -98.7 
dBc/Hz in-band phase noise and -30 dBc integrated phase noise at 48 GHz, which is suitable for 
64 QAM data communication at 60 GHz.  
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Table 4.1: Performance summary and comparison to other mmWave PLLs 
 
  
76 
 
REFERENCES 
 
[1] G. Marzin, S. Levantino, C. Samori, and A. Lacaita, “A 20Mb/s phase modulator based on a 
3.6GHz digital PLL with -36dB EVM at 5mW power,” ISSCC Dig. Tech. Papers, Feb. 2012, 
pp. 342–343. 
[2] V. K. Chillara, Y.-H. Liu, B. Wang, A. Ba, M. Vidojkovic, K. Philips, H. Groot, and R. B. 
Staszewski, “An 860uW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a 
DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications,” ISSCC 
Dig. Tech. Papers, Feb. 2014, pp. 172–173. 
[3] C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, “A low-noise wide-BW 3.6-GHz digital  
fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and 
quantization noise cancellation,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776–2786, 
Dec. 2008.  
[4] A. Elkholy, T. Anand, W.-S. Choi, A. Elshazly, and P. K. Hanumolu, “A 3.7 mW Low-Noise 
Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC,” 
IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 867–881, Apr. 2015. 
77 
 
[5] M. Lee, M. E. Heidari, and A. A. Abidi, “A low-noise wideband digital phase-locked loop 
based on a coarse-fine time-to-digital converter with subpicosecond resolution,” IEEE J. 
Solid-State Circuits, vol. 44, no. 10, pp. 2808–2816, Oct. 2009.  
[6] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, “A 2.2GHz 7.6mW sub-sampling 
PLL with -126 dBc/Hz in-band phase noise and 0.15 psrms jitter in 0.18μm CMOS,” ISSCC 
Dig. Tech. Papers, pp. 392–393, Feb. 2009. 
[7] P.-C. Huang, W.-S. Chang, and T.-C. Lee, “A 2.3GHz fractional-N dividerless phase-locked 
loop with -112dBc/Hz in-band phase noise,” ISSCC Dig. Tech. Papers, pp. 362–363, Feb. 
2014. 
[8] C.-W. Yao, and Alan N. Willson, “A 2.8-3.2-GHz fractional-N digital PLL with ADC-assisted 
TDC and inductively coupled fine-tuning DCO,” IEEE J. Solid-State Circuits, vol. 48, no. 3, 
pp. 698–710, Mar. 2013. 
[9] S. Levantino, “Advanced Digital Phase-Locked Loops,” IEEE Custom Integrated Circuits 
Conference, 2013. 
[10] A. Mazzanti and P. Andreani, “A 1.4 mW 4.90–5.65 GHz class-C CMOS VCO with an 
average FoM of 194.5 dBc/Hz,” ISSCC Dig. Tech. Papers, pp. 474–475, Feb. 2008. 
78 
 
[11] E. Temporiti, C. W.-Wu, D. Baldi, R. Tonietto, and F. Svelto, “A 3 GHz fractional all-digital 
PLL with a 1.8 MHz bandwidth implementing spur reduction techniques,” IEEE J. 
Solid-State Circuits, vol. 44, no. 3, pp. 824–834, Mar. 2009. 
[12] M. Mikhemar, D. Murphy, A. Mirzaei, and H. Darabi, “A Cancellation Technique for 
Reciprocal-Mixing Caused by Phase Noise and Spurs,” IEEE J. Solid-State Circuits, vol. 48. 
no. 12, pp. 3080–3089, Dec 2013. 
[13] H. Wu, M. Mikhemar, D. Murphy, H. Darabi, and M.-C. F. Chang, “A Blocker-Tolerant 
Inductor-Less Wideband Receiver With Phase and Thermal Noise Cancellation,” IEEE J. 
Solid-State Circuits, vol. 50, no. 12, pp. 2948–2964, Dec 2015. 
[14] L. Kong and B. Razavi, “A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer,” IEEE J. 
Solid-State Circuits, vol. 51, no. 3, pp. 626–635, Mar. 2016. 
[15] S. Min, T. Copani, S. Kiaei, and B. Bakkaloglu, “A 90-nm CMOS 5-GHz Ring-Oscillator 
PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation,” IEEE J. 
Solid-State Circuits, vol. 48, no. 5, pp. 1151–1160, May 2013. 
[16] Z.-Z. Chen, Y. Li, Y.-C. Kuan, B. Hu, C.-H. Wong, and M.-C. F. Chang, “Digital PLL for 
Phase Noise Cancellation in Ring Oscillator-Based I/Q Receivers,” in Symp. VLSI Circuits 
Dig., 2016, pp. 114–115. 
79 
 
[17] E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, “A 700-kHz Bandwidth 
- Fractional Synthesizer With Spurs Compensation and Linearization Techniques for 
WCDMA Applications,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446–1454, Sep. 
2013. 
[18] K. Waheed, R. B. Staszewski, F. Dülger, M. S. Ullah, and S. D. Vamvakos, “Spurious-Free 
Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences,” IEEE Trans. 
Circuits Syst. I, Reg. Papers, vol. 58, no. 9, pp. 2051–2060, Sep. 2011. 
[19] C.-R. Ho, M. S.-W. Chen, “A Fractional-N DPLL with Adaptive Spur Cancellation and 
Calibration-Free Injection-Locked TDC in 65nm CMOS,” in IEEE Radio Frequency 
Integrated Circuit Symp. Dig., 2014, pp. 97–100. 
[20] R. B. Staszewski and P. T. Balsara, “All-Digital PLL With Ultra Fast Settling,” IEEE Trans. 
Circuits Syst. II, Exp. Briefs, vol. 54, no. 2, pp. 181–185, Feb. 2007. 
[21] A. Elshazly, R. Inti, W. Yin, B. Young, and P. K. Hanumolu, “A 0.4-to-3 GHz Digital PLL 
With PVT Insensitive Supply Noise Cancellation Using Deterministic Background 
Calibration,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2759–2771, Dec 2011. 
[22] C.-R. Ho and M. S.-W. Chen, “A Digital PLL with Feedforward Multi-Tone Spur 
Cancelation Loop Achieving <-73dBc Fractional Spur and <-110dBc Reference Spur in 
65nm CMOS,” in IEEE ISSCC Dig. Tech. Papers, 2016, pp. 268–269. 
80 
 
[23] G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita, “20 Mb/s Phase Modulator Based on 
a 3.6 GHz Digital PLL With −36 dB EVM at 5 mW Power,” IEEE J. Solid-State Circuits, 
vol. 47, no. 12, pp. 2974–2988, Dec 2012. 
[24] Z.-Z. Chen, Y.-H. Wang, J. Shin, Y. Zhao, S. A. Mirhaj, Y.-C. Kuan, H.-N. Chen, C.-P. Jou, 
M.-H. Tsai, F.-L. Hsueh, and M.-C. F. Chang, “A Sub-sampling all-digital fractional-N 
frequency synthesizer with -111dBc/Hz in-band phase noise and an FOM of -242dB,” in 
IEEE ISSCC Dig. Tech. Papers, 2015, pp. 268–269. 
[25] X. Gao, Eric A. M. Klumperink, P. F. J. Geraedts, and B. Nauta, “Jitter Analysis and a 
Benchmarking Figure-of-Merit for Phase-Locked Loops,” IEEE Trans. Circuits Syst. II, Exp. 
Briefs, vol. 56, no. 2, pp. 117–121, Feb. 2009. 
[26] D. Murphy, Q. J. Gu, Y.-C. Wu, H.-Y. Jian, Z. Xu, A. Tang, F. Wang, and M.-C. F. Chang, 
“A Low Phase Noise, Wideband and Compact CMOS PLL for Use in a Heterodyne 
802.15.3c Transceiver,” IEEE J. Solid-State Circuits, vol. 46, no.7, pp. 1606–1617, July 
2011.  
[27] A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, “A Low Phase 
Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications,” 
IEEE J. Solid-State Circuits, vol. 46, no.11, pp. 2635–2649, Nov. 2011. 
81 
 
[28] V. Vidojkovic, G. Mangraviti, K. Khalaf, V. Szortyka, K. Vaesen, W. V. Thillo, B. Parvais, M. 
Libois, S. Thijs, J. R. Long, C. Soens, and P. Wambacq, “A Low-Power 57-to-66GHz 
Transceiver in 40nm LP CMOS with -17dB EVM at 7Gb/s,” in IEEE ISSCC Dig. Tech. 
Papers, 2012, pp. 268–269. 
[29] X. Yi, C. C. Boon, H. Liu, J. F. Lin, J. C. Ong, and W. M. Lim, “A 57.9-to-68.3GHz 
24.6mW Frequency Synthesizer with In-Phase Injection-Coupled QVCO in 65nm CMOS,” 
in IEEE ISSCC Dig. Tech. Papers, 2013, pp. 354–355. 
[30] V. Szortyka, Q. Shi, K. Raczkowski, B. Parvais, M. Kuijk, and P. Wambacq, “A 42mW 
230fs-Jitter Subsampling 60GHz PLL in 40nm CMOS,” in IEEE ISSCC Dig. Tech. Papers, 
2014, pp. 366–367. 
